Results and Discussion
shows the PDA temperature dependence of C-V characteristics of planar HfN/HfSiON/p-Si(100) gate stacks. From C-V characteristics, the EOTs of 0.5 -0.58 nm were obtained. As shown in Figs. 3(c) and 3(d), remarkable frequency dispersion was observed with PDA temperature. Figure 4 shows D it and hysteresis widths as a function of PDA temperature. As shown in Fig. 4 , D it of HfN/HfSiON/p-Si(100) annealed at 550-600ºC was as low as an order of 10 11 cm -2 eV -1 while the hysteresis width increased as the PDA temperature decreased. From these results, it was suggested that high temperature PDA causes a reaction at the interfaces of HfN/HfSiON and/or HfSiON/p-Si(100).
Figure 5(a) shows the PDA temperature dependence of EOT and leakage current at V FB -1 V. From Fig. 5(a) , the EOT of 0.5 nm and leakage current of 1.3 A/cm 2 at V FB -1 V were obtained at the PDA temperature of 600ºC. As shown in Fig. 5(b) , the leakage current was lower than FUSI-NiSi/HfO 2 /HfSiO x -IL/p-Si(100) [7] . It might be due to the in-situ formation of metal gate and/or suppression of oxygen vacancy by N atoms. From these results, it can be said that 600ºC is a suitable condition for PDA.
Next, the HfN/HfSiON gate stacks on 3D Si structures with the PDA temperature of 600ºC were investigated. Figure 6 shows the C-V and J-V characteristics of gate stacks on 3D Si structures. Figure 7 shows line width dependence of leakage currents at V FB -1 V. As shown in Fig. 6(a) , C-V characteristic with small hysteresis and negligible frequency dispersion was obtained even on 3D Si structures. As shown in Fig. 7 , the gate leakage current for 0.4 µm line degraded about 3 orders of magnitude compare to 9.3 µm line, although the difference in the line widths was an order of magnitude.
Conclusion
In-situ formation of HfN/HfSiON gate stacks by ECR sputtering was investigated. Annealing temperature was important parameter and the temperature of 600ºC is suitable to suppress the D it and the frequency dispersion. It was found that in-situ formed HfN/HfSiON gate stacks realize ultra-thin EOT and low leakage current even on 3D Si structures. characteristics.
